This website requires JavaScript.
Explore
Help
Sign In
Erisys
/
zcu102_ad9081
Watch
6
Star
0
Fork
0
You've already forked zcu102_ad9081
Code
Issues
Pull Requests
Actions
Packages
Projects
Releases
Wiki
Activity
1
Commit
1
Branch
0
Tags
main
T
Add File
New File
Upload File
Apply Patch
Code
Clone
HTTPS
Tea CLI
Open with VS Code
Open with VSCodium
Open with Intellij IDEA
Download ZIP
Download TAR.GZ
Download BUNDLE
nsantana
55cdbdb59c
moving repo from git to local repo
2026-05-29 13:36:02 -07:00
common
moving repo from git to local repo
2026-05-29 13:36:02 -07:00
constraints
moving repo from git to local repo
2026-05-29 13:36:02 -07:00
my_source
moving repo from git to local repo
2026-05-29 13:36:02 -07:00
script
moving repo from git to local repo
2026-05-29 13:36:02 -07:00
source
moving repo from git to local repo
2026-05-29 13:36:02 -07:00
create_proj.tcl
moving repo from git to local repo
2026-05-29 13:36:02 -07:00
Makefile
moving repo from git to local repo
2026-05-29 13:36:02 -07:00
mem_init_sys.txt
moving repo from git to local repo
2026-05-29 13:36:02 -07:00
recreate.tcl
moving repo from git to local repo
2026-05-29 13:36:02 -07:00
system_bd.tcl
moving repo from git to local repo
2026-05-29 13:36:02 -07:00
system_constr.xdc
moving repo from git to local repo
2026-05-29 13:36:02 -07:00
system_project.tcl
moving repo from git to local repo
2026-05-29 13:36:02 -07:00
system_top.v
moving repo from git to local repo
2026-05-29 13:36:02 -07:00
timing_constr.xdc
moving repo from git to local repo
2026-05-29 13:36:02 -07:00
S
Description
No description provided
288
KiB
Languages
Tcl
83.6%
VHDL
11.8%
Verilog
4.4%
Makefile
0.2%
