How to re-create Project

Clone the hdl repository at the same level as this project https://github.com/analogdevicesinc/hdl

  1. open Vivado
  2. In the Tcl Console - cd into the project's folder ex. cd c:/erysys/dds_pulse_gen/zcu102
  3. In the Tcl Console type source ./script/create_proj.tcl
  4. Right-click on system_i:system and select "Create HDL Wrapper..."
  5. Build project

To update the project file to save into git

  1. open Vivado
  2. remove system_wrapper.vhd from project - this files is auto-generated
  3. remove system_top.dcp from the project from under "Utility Sources" - this files is auto-generated
  4. In the Tcl Console type into the project's folder, ex. cd c:/erysys/dds_pulse_gen/zcu102
  5. in the tcl Console type write_project_tcl -force ./script/create_proj.tcl
  6. using a text editor open create_proj.tcl and replace line 120 with: from: set origin_dir "." to: set origin_dir "./zcu102_ad9081_dds_x4"

You can now push all files into git

S
Description
No description provided
Readme 170 KiB
Languages
VHDL 59.9%
Tcl 37.8%
Verilog 2.1%
Makefile 0.2%