Erisys/alinx_z19_ad9082
6
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

fixed errors when connecting DDS interface to CMAC

Browse Source
This commit is contained in:
nsantana
2026-07-08 01:06:45 -04:00
parent 3e6fdb8aa8
commit 2359122b8d
1 changed files with 26 additions and 2 deletions
Download Patch File Download Diff File Expand all files Collapse all files
source/system_raw_eth_top.v
+25 -1
View File
@@ -36,7 +36,7 @@
`timescale 1ns/100ps
module system_raw_eth_top #(
parameter FPGA_REVISION_DATE = 32'h06272026,
parameter FPGA_REVISION_DATE = 32'h07072026,
parameter MINOR_REV = 8'h01,
parameter TX_JESD_L = 8,
parameter TX_NUM_LINKS = 1,
@@ -489,6 +489,30 @@ module system_raw_eth_top #(
wire dac_holdoff_ext;
wire [127:0] chan0_m1_dds_pulse_tdata_128b;
wire chan0_m1_dds_pulse_tvalid_128b;
wire chan0_m1_dds_pulse_tready_128b;
wire [127:0] chan1_m1_dds_pulse_tdata_128b;
wire chan1_m1_dds_pulse_tvalid_128b;
wire chan1_m1_dds_pulse_tready_128b;
wire [511:0] chan0_dds_pulse_tdata_512b;
wire chan0_dds_pulse_tvalid_512b;
wire chan0_dds_pulse_tready_512b;
wire [511:0] chan1_dds_pulse_tdata_512b;
wire chan1_dds_pulse_tvalid_512b;
wire chan1_dds_pulse_tready_512b;
wire [511:0] chan0_dds_pulse_fifo_tdata_512b;
wire chan0_dds_pulse_fifo_tvalid_512b;
wire chan0_dds_pulse_fifo_tready_512b;
wire [511:0] chan1_dds_pulse_fifo_tdata_512b;
wire chan1_dds_pulse_fifo_tvalid_512b;
wire chan1_dds_pulse_fifo_tready_512b;
////////////////////////////////////////////////////////////////
// instantiations